Categories: Blog, Industry News

Share

Complete Neural Processor for Edge AI

via Design & Reuse

The Akida Neuromorphic IP is the first neuromorphic IP available in the market. Inspired by the biological function of neurons but engineered on a digital logic process, this event-based spiking neural network (SNN) IP is inherently lower power than traditional convolutional neural networks (CNN) accelerator IP. When using the unique BrainChip CNN2SNN conversion flow, the event-based nature of SNNs enable converted CNNs to be implemented with very low power consumption and high throughput. Because the IP is based upon neuromorphic SNN, it enables unsupervised learning allowing for autonomous edge applications. The Akida Neuromorphic IP contains interfaces through a standard AXI bus making it easily integrated with any ASIC controller.

READ MORE

Related Posts

View all
  • Linley Fall Processor Conference November 1-2, 2022 Santa Clara, CA (+ Virtual) Please join BrainChip at the upcoming Linley Fall Processor Conference on November 1st and 2nd, 2022 at the Hyatt Regency Hotel, Santa Clara, CA (Virtual attendance option is available) Presentations will address processors and IP cores for AI applications, embedded, data-center, automotive, and server […]

    Continue reading
  • Continue reading
  • Conventional AI silicon and cloud-centric inference models do not perform efficiently at the automotive edge. As many semiconductor companies have already realized, latency and power are two primary issues that must be effectively addressed before the automotive industry can manufacture a new generation of smarter and safer cars. To meet consumer expectations, these vehicles need […]

    Continue reading
  • Join BrainChip at this upcoming Summit. September 14-15, 2022 – Santa Clara, CA The community’s goal is to reduce time-to-value in the ML lifecycle and to unlock new possibilities for AI development. This involves a full-stack effort of efficient operationalization of AI in organizations, productionization of models, tight hw/sw co-design, and best-in-class microarchitectures. The goal […]

    Continue reading